https://rtl.academy/ weekly 1 https://rtl.academy/privacy yearly 0.2 https://rtl.academy/career 2026-10-05T00:00:01.794Z weekly https://rtl.academy/fpga-design-pipeline 2026-10-05T00:00:01.360Z weekly https://rtl.academy/glossary 2026-10-04T23:59:44.448Z weekly https://rtl.academy/tool-setup 2026-10-04T23:59:44.430Z weekly https://rtl.academy/sdc-reference 2026-10-04T23:59:44.412Z weekly https://rtl.academy/verilog-reference 2026-10-04T23:59:44.395Z weekly https://rtl.academy/vhdl-reference 2026-10-04T23:59:44.375Z weekly https://rtl.academy/motor-control 2026-10-04T23:59:44.339Z weekly https://rtl.academy/cryptography 2026-10-04T23:59:44.319Z weekly https://rtl.academy/ml-acceleration 2026-10-04T23:59:44.297Z weekly https://rtl.academy/communications 2026-10-04T23:59:44.276Z weekly https://rtl.academy/image-processing 2026-10-04T23:59:44.255Z weekly https://rtl.academy/advanced-architecture 2026-10-04T23:59:44.223Z weekly https://rtl.academy/verification 2026-10-04T23:59:44.202Z weekly https://rtl.academy/hls 2026-10-04T23:59:44.182Z weekly https://rtl.academy/embedded-processors 2026-10-04T23:59:44.164Z weekly https://rtl.academy/memory-interfaces 2026-10-04T23:59:44.144Z weekly https://rtl.academy/high-speed-serial 2026-10-04T23:59:44.126Z weekly https://rtl.academy/dsp 2026-10-04T23:59:44.109Z weekly https://rtl.academy/optimization 2026-10-04T23:59:44.078Z weekly https://rtl.academy/ip-cores 2026-10-04T23:59:44.058Z weekly https://rtl.academy/bus-architectures 2026-10-04T23:59:44.039Z weekly https://rtl.academy/pipelining 2026-10-04T23:59:44.021Z weekly https://rtl.academy/cdc 2026-10-05T00:00:01.728Z weekly https://rtl.academy/timing-closure 2026-10-04T23:59:43.959Z weekly https://rtl.academy/projects 2026-10-04T23:59:43.926Z weekly https://rtl.academy/debugging 2026-10-04T23:59:43.905Z weekly https://rtl.academy/io-interfaces 2026-10-04T23:59:43.885Z weekly https://rtl.academy/clocking 2026-10-04T23:59:43.864Z weekly https://rtl.academy/memory-design 2026-10-04T23:59:43.843Z weekly https://rtl.academy/sync-design 2026-10-04T23:59:43.819Z weekly https://rtl.academy/dev-boards 2026-10-04T23:59:43.786Z weekly https://rtl.academy/open-source-tools 2026-10-04T23:59:43.766Z weekly https://rtl.academy/dev-flow 2026-10-04T23:59:43.750Z weekly https://rtl.academy/fpga-families 2026-10-04T23:59:43.731Z weekly https://rtl.academy/fpga-architecture 2026-10-04T23:59:43.710Z weekly https://rtl.academy/hdl-patterns 2026-10-04T23:59:43.680Z weekly https://rtl.academy/simulation 2026-10-04T23:59:43.661Z weekly https://rtl.academy/systemverilog 2026-10-04T23:59:43.642Z weekly https://rtl.academy/verilog 2026-10-04T23:59:43.625Z weekly https://rtl.academy/vhdl 2026-10-04T23:59:43.607Z weekly https://rtl.academy/hdl-intro 2026-10-04T23:59:43.585Z weekly https://rtl.academy/timing-basics 2026-10-05T00:00:01.658Z weekly https://rtl.academy/state-machines 2026-10-05T00:00:01.585Z weekly https://rtl.academy/sequential-logic 2026-10-05T00:00:01.509Z weekly https://rtl.academy/combinational-logic 2026-10-05T00:00:01.265Z weekly https://rtl.academy/boolean-algebra 2026-10-05T00:00:01.186Z weekly https://rtl.academy/number-systems 2026-10-05T00:00:01.426Z weekly https://rtl.academy/cdc/when-the-rtl-is-right-and-the-build-is-wrong 2026-10-05T00:00:00.881Z monthly 0.8 https://rtl.academy/timing-basics/a-nanosecond-is-a-distance 2026-10-04T23:59:59.361Z monthly 0.8 https://rtl.academy/cdc/clock-domain-crossing-every-way-to-get-it-wrong 2026-10-05T00:00:00.643Z monthly 0.8 https://rtl.academy/fpga-design-pipeline/what-happens-between-rtl-and-bitstream 2026-10-04T23:59:52.124Z monthly 0.8