https://rtl.academy/ weekly 1 https://rtl.academy/privacy yearly 0.2 https://rtl.academy/career 2026-10-01T20:27:07.759Z weekly https://rtl.academy/fpga-design-pipeline 2026-10-01T20:27:07.381Z weekly https://rtl.academy/glossary 2026-10-01T20:26:51.707Z weekly https://rtl.academy/tool-setup 2026-10-01T20:26:51.687Z weekly https://rtl.academy/sdc-reference 2026-10-01T20:26:51.666Z weekly https://rtl.academy/verilog-reference 2026-10-01T20:26:51.642Z weekly https://rtl.academy/vhdl-reference 2026-10-01T20:26:51.619Z weekly https://rtl.academy/motor-control 2026-10-01T20:26:51.573Z weekly https://rtl.academy/cryptography 2026-10-01T20:26:51.544Z weekly https://rtl.academy/ml-acceleration 2026-10-01T20:26:51.515Z weekly https://rtl.academy/communications 2026-10-01T20:26:51.488Z weekly https://rtl.academy/image-processing 2026-10-01T20:26:51.462Z weekly https://rtl.academy/advanced-architecture 2026-10-01T20:26:51.419Z weekly https://rtl.academy/verification 2026-10-01T20:26:51.394Z weekly https://rtl.academy/hls 2026-10-01T20:26:51.369Z weekly https://rtl.academy/embedded-processors 2026-10-01T20:26:51.344Z weekly https://rtl.academy/memory-interfaces 2026-10-01T20:26:51.322Z weekly https://rtl.academy/high-speed-serial 2026-10-01T20:26:51.300Z weekly https://rtl.academy/dsp 2026-10-01T20:26:51.278Z weekly https://rtl.academy/optimization 2026-10-01T20:26:51.244Z weekly https://rtl.academy/ip-cores 2026-10-01T20:26:51.221Z weekly https://rtl.academy/bus-architectures 2026-10-01T20:26:51.198Z weekly https://rtl.academy/pipelining 2026-10-01T20:26:51.174Z weekly https://rtl.academy/cdc 2026-10-01T20:27:07.706Z weekly https://rtl.academy/timing-closure 2026-10-01T20:26:51.093Z weekly https://rtl.academy/projects 2026-10-01T20:26:51.049Z weekly https://rtl.academy/debugging 2026-10-01T20:26:51.026Z weekly https://rtl.academy/io-interfaces 2026-10-01T20:26:51.005Z weekly https://rtl.academy/clocking 2026-10-01T20:26:50.984Z weekly https://rtl.academy/memory-design 2026-10-01T20:26:50.964Z weekly https://rtl.academy/sync-design 2026-10-01T20:26:50.945Z weekly https://rtl.academy/dev-boards 2026-10-01T20:26:50.906Z weekly https://rtl.academy/open-source-tools 2026-10-01T20:26:50.884Z weekly https://rtl.academy/dev-flow 2026-10-01T20:26:50.860Z weekly https://rtl.academy/fpga-families 2026-10-01T20:26:50.840Z weekly https://rtl.academy/fpga-architecture 2026-10-01T20:26:50.818Z weekly https://rtl.academy/hdl-patterns 2026-10-01T20:26:50.783Z weekly https://rtl.academy/simulation 2026-10-01T20:26:50.763Z weekly https://rtl.academy/systemverilog 2026-10-01T20:26:50.744Z weekly https://rtl.academy/verilog 2026-10-01T20:26:50.725Z weekly https://rtl.academy/vhdl 2026-10-01T20:26:50.704Z weekly https://rtl.academy/hdl-intro 2026-10-01T20:26:50.679Z weekly https://rtl.academy/timing-basics 2026-10-01T20:27:07.639Z weekly https://rtl.academy/state-machines 2026-10-01T20:27:07.576Z weekly https://rtl.academy/sequential-logic 2026-10-01T20:27:07.505Z weekly https://rtl.academy/combinational-logic 2026-10-01T20:27:07.311Z weekly https://rtl.academy/boolean-algebra 2026-10-01T20:27:07.238Z weekly https://rtl.academy/number-systems 2026-10-01T20:27:07.429Z weekly https://rtl.academy/cdc/when-the-rtl-is-right-and-the-build-is-wrong 2026-10-01T20:27:07.018Z monthly 0.8 https://rtl.academy/timing-basics/a-nanosecond-is-a-distance 2026-10-01T20:27:05.689Z monthly 0.8 https://rtl.academy/cdc/clock-domain-crossing-every-way-to-get-it-wrong 2026-10-01T20:27:06.805Z monthly 0.8 https://rtl.academy/fpga-design-pipeline/what-happens-between-rtl-and-bitstream 2026-10-01T20:27:01.313Z monthly 0.8