https://rtl.academy/ weekly 1 https://rtl.academy/privacy yearly 0.2 https://rtl.academy/career 2026-10-05T02:29:19.068Z weekly https://rtl.academy/fpga-design-pipeline 2026-10-05T02:29:18.600Z weekly https://rtl.academy/glossary 2026-10-05T02:29:04.091Z weekly https://rtl.academy/tool-setup 2026-10-05T02:29:04.067Z weekly https://rtl.academy/sdc-reference 2026-10-05T02:29:04.043Z weekly https://rtl.academy/verilog-reference 2026-10-05T02:29:04.020Z weekly https://rtl.academy/vhdl-reference 2026-10-05T02:29:03.994Z weekly https://rtl.academy/motor-control 2026-10-05T02:29:03.952Z weekly https://rtl.academy/cryptography 2026-10-05T02:29:03.925Z weekly https://rtl.academy/ml-acceleration 2026-10-05T02:29:03.900Z weekly https://rtl.academy/communications 2026-10-05T02:29:03.875Z weekly https://rtl.academy/image-processing 2026-10-05T02:29:03.851Z weekly https://rtl.academy/advanced-architecture 2026-10-05T02:29:03.807Z weekly https://rtl.academy/verification 2026-10-05T02:29:03.781Z weekly https://rtl.academy/hls 2026-10-05T02:29:03.754Z weekly https://rtl.academy/embedded-processors 2026-10-05T02:29:03.729Z weekly https://rtl.academy/memory-interfaces 2026-10-05T02:29:03.702Z weekly https://rtl.academy/high-speed-serial 2026-10-05T02:29:03.678Z weekly https://rtl.academy/dsp 2026-10-05T02:29:03.650Z weekly https://rtl.academy/optimization 2026-10-05T02:29:03.604Z weekly https://rtl.academy/ip-cores 2026-10-05T02:29:03.577Z weekly https://rtl.academy/bus-architectures 2026-10-05T02:29:03.551Z weekly https://rtl.academy/pipelining 2026-10-05T02:29:03.525Z weekly https://rtl.academy/cdc 2026-10-05T02:29:18.996Z weekly https://rtl.academy/timing-closure 2026-10-05T02:29:03.452Z weekly https://rtl.academy/projects 2026-10-05T02:29:03.300Z weekly https://rtl.academy/debugging 2026-10-05T02:29:03.274Z weekly https://rtl.academy/io-interfaces 2026-10-05T02:29:03.235Z weekly https://rtl.academy/clocking 2026-10-05T02:29:03.210Z weekly https://rtl.academy/memory-design 2026-10-05T02:29:03.186Z weekly https://rtl.academy/sync-design 2026-10-05T02:29:03.161Z weekly https://rtl.academy/dev-boards 2026-10-05T02:29:03.116Z weekly https://rtl.academy/open-source-tools 2026-10-05T02:29:03.090Z weekly https://rtl.academy/dev-flow 2026-10-05T02:29:03.065Z weekly https://rtl.academy/fpga-families 2026-10-05T02:29:03.040Z weekly https://rtl.academy/fpga-architecture 2026-10-05T02:29:03.015Z weekly https://rtl.academy/hdl-patterns 2026-10-05T02:29:02.970Z weekly https://rtl.academy/simulation 2026-10-05T02:29:02.942Z weekly https://rtl.academy/systemverilog 2026-10-05T02:29:02.916Z weekly https://rtl.academy/verilog 2026-10-05T02:29:02.890Z weekly https://rtl.academy/vhdl 2026-10-05T02:29:02.861Z weekly https://rtl.academy/hdl-intro 2026-10-05T02:29:02.833Z weekly https://rtl.academy/timing-basics 2026-10-05T02:29:18.922Z weekly https://rtl.academy/state-machines 2026-10-05T02:29:18.846Z weekly https://rtl.academy/sequential-logic 2026-10-05T02:29:18.765Z weekly https://rtl.academy/combinational-logic 2026-10-05T02:29:18.511Z weekly https://rtl.academy/boolean-algebra 2026-10-05T02:29:18.429Z weekly https://rtl.academy/number-systems 2026-10-05T02:29:18.665Z weekly https://rtl.academy/cdc/when-the-rtl-is-right-and-the-build-is-wrong 2026-10-05T02:29:18.136Z monthly 0.8 https://rtl.academy/timing-basics/a-nanosecond-is-a-distance 2026-10-05T02:29:16.680Z monthly 0.8 https://rtl.academy/cdc/clock-domain-crossing-every-way-to-get-it-wrong 2026-10-05T02:29:17.912Z monthly 0.8 https://rtl.academy/fpga-design-pipeline/what-happens-between-rtl-and-bitstream 2026-10-05T02:29:12.106Z monthly 0.8