https://rtl.academy/ weekly 1 https://rtl.academy/privacy yearly 0.2 https://rtl.academy/career 2026-07-28T14:48:58.629Z weekly https://rtl.academy/fpga-design-pipeline 2026-07-28T14:48:58.293Z weekly https://rtl.academy/glossary 2026-07-28T14:48:44.223Z weekly https://rtl.academy/tool-setup 2026-07-28T14:48:44.189Z weekly https://rtl.academy/sdc-reference 2026-07-28T14:48:44.155Z weekly https://rtl.academy/verilog-reference 2026-07-28T14:48:44.125Z weekly https://rtl.academy/vhdl-reference 2026-07-28T14:48:44.098Z weekly https://rtl.academy/motor-control 2026-07-28T14:48:44.049Z weekly https://rtl.academy/cryptography 2026-07-28T14:48:44.021Z weekly https://rtl.academy/ml-acceleration 2026-07-28T14:48:43.990Z weekly https://rtl.academy/communications 2026-07-28T14:48:43.962Z weekly https://rtl.academy/image-processing 2026-07-28T14:48:43.933Z weekly https://rtl.academy/advanced-architecture 2026-07-28T14:48:43.885Z weekly https://rtl.academy/verification 2026-07-28T14:48:43.856Z weekly https://rtl.academy/hls 2026-07-28T14:48:43.826Z weekly https://rtl.academy/embedded-processors 2026-07-28T14:48:43.796Z weekly https://rtl.academy/memory-interfaces 2026-07-28T14:48:43.765Z weekly https://rtl.academy/high-speed-serial 2026-07-28T14:48:43.738Z weekly https://rtl.academy/dsp 2026-07-28T14:48:43.711Z weekly https://rtl.academy/optimization 2026-07-28T14:48:43.664Z weekly https://rtl.academy/ip-cores 2026-07-28T14:48:43.637Z weekly https://rtl.academy/bus-architectures 2026-07-28T14:48:43.609Z weekly https://rtl.academy/pipelining 2026-07-28T14:48:43.581Z weekly https://rtl.academy/cdc 2026-07-28T14:48:58.582Z weekly https://rtl.academy/timing-closure 2026-07-28T14:48:43.494Z weekly https://rtl.academy/projects 2026-07-28T14:48:43.444Z weekly https://rtl.academy/debugging 2026-07-28T14:48:43.414Z weekly https://rtl.academy/io-interfaces 2026-07-28T14:48:43.387Z weekly https://rtl.academy/clocking 2026-07-28T14:48:43.358Z weekly https://rtl.academy/memory-design 2026-07-28T14:48:43.330Z weekly https://rtl.academy/sync-design 2026-07-28T14:48:43.300Z weekly https://rtl.academy/dev-boards 2026-07-28T14:48:43.235Z weekly https://rtl.academy/open-source-tools 2026-07-28T14:48:43.205Z weekly https://rtl.academy/dev-flow 2026-07-28T14:48:43.177Z weekly https://rtl.academy/fpga-families 2026-07-28T14:48:43.147Z weekly https://rtl.academy/fpga-architecture 2026-07-28T14:48:43.119Z weekly https://rtl.academy/hdl-patterns 2026-07-28T14:48:43.071Z weekly https://rtl.academy/simulation 2026-07-28T14:48:43.042Z weekly https://rtl.academy/systemverilog 2026-07-28T14:48:43.014Z weekly https://rtl.academy/verilog 2026-07-28T14:48:42.986Z weekly https://rtl.academy/vhdl 2026-07-28T14:48:42.956Z weekly https://rtl.academy/hdl-intro 2026-07-28T14:48:42.925Z weekly https://rtl.academy/timing-basics 2026-07-28T14:48:58.531Z weekly https://rtl.academy/state-machines 2026-07-28T14:48:58.476Z weekly https://rtl.academy/sequential-logic 2026-07-28T14:48:58.402Z weekly https://rtl.academy/combinational-logic 2026-07-28T14:48:58.231Z weekly https://rtl.academy/boolean-algebra 2026-07-28T14:48:58.172Z weekly https://rtl.academy/number-systems 2026-07-28T14:48:58.339Z weekly https://rtl.academy/cdc/when-the-rtl-is-right-and-the-build-is-wrong 2026-07-28T14:48:57.951Z monthly 0.8 https://rtl.academy/timing-basics/a-nanosecond-is-a-distance 2026-07-28T14:48:56.599Z monthly 0.8 https://rtl.academy/cdc/clock-domain-crossing-every-way-to-get-it-wrong 2026-07-28T14:48:57.722Z monthly 0.8