<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
<url>
<loc>https://rtl.academy/</loc>
<changefreq>weekly</changefreq>
<priority>1</priority>
</url>
<url>
<loc>https://rtl.academy/privacy</loc>
<changefreq>yearly</changefreq>
<priority>0.2</priority>
</url>
<url>
<loc>https://rtl.academy/career</loc>
<lastmod>2026-07-22T15:11:23.926Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/fpga-design-pipeline</loc>
<lastmod>2026-07-22T15:11:23.589Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/glossary</loc>
<lastmod>2026-07-22T15:11:08.586Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/tool-setup</loc>
<lastmod>2026-07-22T15:11:08.542Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/sdc-reference</loc>
<lastmod>2026-07-22T15:11:08.512Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/verilog-reference</loc>
<lastmod>2026-07-22T15:11:08.484Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/vhdl-reference</loc>
<lastmod>2026-07-22T15:11:08.454Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/motor-control</loc>
<lastmod>2026-07-22T15:11:08.401Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/cryptography</loc>
<lastmod>2026-07-22T15:11:08.370Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/ml-acceleration</loc>
<lastmod>2026-07-22T15:11:08.339Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/communications</loc>
<lastmod>2026-07-22T15:11:08.309Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/image-processing</loc>
<lastmod>2026-07-22T15:11:08.277Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/advanced-architecture</loc>
<lastmod>2026-07-22T15:11:08.222Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/verification</loc>
<lastmod>2026-07-22T15:11:08.191Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/hls</loc>
<lastmod>2026-07-22T15:11:08.162Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/embedded-processors</loc>
<lastmod>2026-07-22T15:11:08.130Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/memory-interfaces</loc>
<lastmod>2026-07-22T15:11:08.095Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/high-speed-serial</loc>
<lastmod>2026-07-22T15:11:08.064Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/dsp</loc>
<lastmod>2026-07-22T15:11:08.028Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/optimization</loc>
<lastmod>2026-07-22T15:11:07.975Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/ip-cores</loc>
<lastmod>2026-07-22T15:11:07.946Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/bus-architectures</loc>
<lastmod>2026-07-22T15:11:07.917Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/pipelining</loc>
<lastmod>2026-07-22T15:11:07.888Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/cdc</loc>
<lastmod>2026-07-22T15:11:23.878Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/timing-closure</loc>
<lastmod>2026-07-22T15:11:07.786Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/projects</loc>
<lastmod>2026-07-22T15:11:07.732Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/debugging</loc>
<lastmod>2026-07-22T15:11:07.700Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/io-interfaces</loc>
<lastmod>2026-07-22T15:11:07.664Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/clocking</loc>
<lastmod>2026-07-22T15:11:07.633Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/memory-design</loc>
<lastmod>2026-07-22T15:11:07.602Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/sync-design</loc>
<lastmod>2026-07-22T15:11:07.571Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/dev-boards</loc>
<lastmod>2026-07-22T15:11:07.518Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/open-source-tools</loc>
<lastmod>2026-07-22T15:11:07.488Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/dev-flow</loc>
<lastmod>2026-07-22T15:11:07.459Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/fpga-families</loc>
<lastmod>2026-07-22T15:11:07.428Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/fpga-architecture</loc>
<lastmod>2026-07-22T15:11:07.398Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/hdl-patterns</loc>
<lastmod>2026-07-22T15:11:07.344Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/simulation</loc>
<lastmod>2026-07-22T15:11:07.313Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/systemverilog</loc>
<lastmod>2026-07-22T15:11:07.282Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/verilog</loc>
<lastmod>2026-07-22T15:11:07.248Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/vhdl</loc>
<lastmod>2026-07-22T15:11:07.218Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/hdl-intro</loc>
<lastmod>2026-07-22T15:11:07.186Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/timing-basics</loc>
<lastmod>2026-07-22T15:11:23.824Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/state-machines</loc>
<lastmod>2026-07-22T15:11:23.771Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/sequential-logic</loc>
<lastmod>2026-07-22T15:11:23.700Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/combinational-logic</loc>
<lastmod>2026-07-22T15:11:23.529Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/boolean-algebra</loc>
<lastmod>2026-07-22T15:11:23.469Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/number-systems</loc>
<lastmod>2026-07-22T15:11:23.637Z</lastmod>
<changefreq>weekly</changefreq>
</url>
<url>
<loc>https://rtl.academy/timing-basics/a-nanosecond-is-a-distance</loc>
<lastmod>2026-07-22T15:11:21.753Z</lastmod>
<changefreq>monthly</changefreq>
<priority>0.8</priority>
</url>
<url>
<loc>https://rtl.academy/cdc/clock-domain-crossing-every-way-to-get-it-wrong</loc>
<lastmod>2026-07-22T15:11:23.009Z</lastmod>
<changefreq>monthly</changefreq>
<priority>0.8</priority>
</url>
</urlset>
